Abstract-In model storage systems, the multilevel buffer caches hierarchy is widely used to improve the I/O performance of disks. In the hierarchy, the referenced pages in second-level buffer cache have larger reuse distance that is the number of accesses between two references to the same block in a reference sequence. These reuse distances have close value with their lifetime-the time they are conserved in buffer cache. Therefore, this tiny difference can be more easily eliminated by the prefetched (not yet accessed) data that reduces the lifetime of referenced pages. This leads more pages than those replaced by prefetching to lose their re-access opportunity. This anomaly influence can significantly reduce the overall hit ratio of buffer cache and, unfortunately, it is ignored by traditional sequential prefetching algorithms. To address this problem, we propose an Adaptive SEquential Prefetching (named ASEP) that uncovers this anomaly influence and adaptively adjusts the prefetching depth by considering the access characteristics in second-level buffer cache. We extensively evaluate ASEP by conducting trace driven experiments with a prototype implements in Linux (software RAID-MD). The experiments' results, under varied workloads from transaction processing applications to Web searching applications, show that ASEP outperforms the default sequential prefetching scheme in Linux kernel and other heuristic schemes, with the response time improvement by up to 49.7% and the cache hit ratio improvement ranging from 0.2~ 8.5%.
I. INTRODUCTION
Buffer caches are widely used to bridge the performance gap between the electric processor and the mechanical disk. Typically, to satisfy a data request, multilevel buffer caches along with the request path are used to break the disk I/O bottle. For example, when a Web page is requested, the data may be cached in a client browser, a proxy server, a Web server, a database server and a background storage server etc. All these buffer caches form a hierarchy, in which the distinct level buffer caches have different access patterns [24] .
Second-level buffer cache has larger reuse distance than that in first-level buffer caches, where the reuse distance is defined as the number of accesses between two accesses to the same block in a reference sequence. The reason is that the accesses to the second-level buffer cache are the misses passed from the first-level buffer cache. This is also illustrated in MQ (Multi-Queue cache replacement algorithm) [24] . Typically, the temporal locality based cache replacement schemes are adopted in first-level buffer cache, which makes most of the pages with strong temporal locality be kept. Hence, passed from the first-level buffer cache, the pages in second-level buffer cache have poor temporal locality. As a result, the pages in second-level buffer cache tend to be prematurely evicted because of their large reuse distance. For a typical cache replacement algorithm based on temporal locality, the pages with large reuse distance tend to be more easily pushed to the cache queue's LRU end without any accesses. This is because the difference value, between their reuse distance and their lifetime-the time the pages are conserved in buffer cache, becomes few. Reinforcing this trend is the fact that hosts and storage systems have caches of similar size; large scale storage systems have gigabytes of memory and often run under similarly configured hosts [36] . For a referenced page, if its lifetime is larger than its reuse distance, it will finally achieve their active time point, at which they are re-accessed. Otherwise, it will lose its active time points if the lifetime is prematurely reduced to be less than its reuse distance. This lifetime reduction can be induced by prefetching schemes. If an aggressive prefetching request is performed and the prefetched pages, not yet accessed, are earlier inserted into the MRU end of cache queue, the lifetime of other pages is prematurely reduced. Due to the less difference value, this reduction may lead some of the pages that aren't replaced from cache to lose their opportunity being re-accessed, which is termed active time point loss of referenced pages. As a result, the overhead of sequential prefetching in second-level buffer cache derives from not only the evicted pages but also those lifetime reduced pages. In conclusion, the referenced pages in second-level buffer cache are more sensitive to the changes of sequential prefetching depth, and hence an efficient sequential prefetching algorithm should be adjusted to satisfy this access pattern in secondlevel buffer cache.
The sequential prefetching schemes are becoming more aggressive [1] and achieve higher execution concurrency, which results that the prefetched pages constitute a larger proportion of the cache than before. Therefore, the changes of prefetching depth can significantly influence the cache space partition between prefetched pages and referenced pages [2, 3, 4, 5, 6] . This influence may be slight for referenced pages in singlelevel buffer cache due to their strong temporal locality. However, for second-level buffer cache, it will lead to active time point loss of pages, which should be considered in prefetching algorithm. We believe this is a key in improving the existing sequential prefetching schemes to adapt to the second-level buffer cache.
A key factor underlying the success of a sequential prefetching technique is the optimization of prefetching depth. Optimizing the sequential prefetching depth is a difficult task since there are several conflicting factors combined to affect it. Typically, increasing the prefetching depth can fully exploit the sequentiality but, at the same time, it also reduces the prefetching accuracy and consumes more cache space. If the cache space for increasing prefetched pages is insufficient, the pages will be prematurely evicted before accessed. Therefore, many studies [3, 4, 5, 6 ] focus on striking a balance among these factors to optimize the prefetching depth. For example, TAP [4] uses a table to detect sequential streams, which can save the cache space for history referenced pages and improve the prediction accuracy. AMP [6] adapts the trigger distance to strike a balance between the sequentiality exploiting and cache space consuming. There are also some offline approaches [20, 21, 22] without considering sequentiality integrated prefetching and caching based on the future knowledge that is difficult to be achieved in practice.
Unfortunately, most of the above works are designed for the single-level buffer cache, whose disadvantage is that the cache access pattern of second-level buffer cache is ignored in their prefetching schemes. And hence, more referenced pages will lose their active time point, which increases the overhead of prefetching and deteriorates the storage systems' performance.
As a result, we propose an Adaptive SEquential Prefetching (named ASEP) that adaptively adjusts the prefetching depth to satisfy the second-level buffer caches. The main idea behind ASEP is to generate aggressive but appropriate prefetching requests to achieve the balance between the benefit from prefetched pages and the cost from the active time point loss of referenced pages. We will address several technical issues in order to achieve this goal. First, we propose a method to infer the prefetched pages' access probability, the probability at which all the prefetched pages are actually accessed. Second, we propose an analysis model to evaluate the pages' active time point loss under a given prefetching request. Third, we propose the novel sequential prefetching algorithm that can optimize the prefetching depth to balance the active time point loss and the accesses to prefetched pages.
Extensive trace-drive experiments conducted on our prototype implement of ASEP show that it consistently outperforms the default sequential prefetching algorithms in Linux, and other heuristic approaches (including STEP [3] and SARC [5] ). Under the workloads of OLTP applications from the Storage Performance Council [22] , the response time improvement of ASEP is by up to 49.7%, and the cache hit ratio is increased by up to 8.5%.
The rest of this paper is organized as follows. In the next section, we briefly describe the background and the motivations to our research. In section III, we discuss the algorithm of ASEP in details. Moreover, the method used to infer the access probability of prefetched pages is described and incorporated into the ASEP prefetching algorithm. Section IV presents the performance evaluation and discussions. Section V describes the related works. The conclusion is presented in section VI. And, the limitation of our work is shown in section VII.
II. BACKGROUND AND MOTIVATION
In this section, we present the related works that motivate our design and implementation of ASEP.
A. The Second-level Buffer Cache
In modern application systems, multiple buffer caches are employed to satisfy a single data request. Along with the data requested path, the data is fetched from disks, successively cached in different buffer caches and forward to the applications. These buffer caches form a multi-level hierarchy.
In a buffer caches hierarchy, the second-level buffer cache has larger reuse distance because the accesses in second-level buffer cache are the misses passed from the first-level buffer cache. Some existing studies [25, 26] show the pages in single-level buffer caches have strong temporal locality, where a referenced page is more likely to be accessed again in the near future. Accordingly, the sequential prefetching algorithms designed for singlelevel buffer cache are difficult to influence the referenced pages. The reasons are that: first, the referenced pages can be re-accessed recently, and hence their lifetimes are also reset recently. As a result, prefetching request can't effectively influence the lifetime. Second, the reuse distance of referenced pages is far less than their lifetime, and hence a little lifetime reduction cannot induce the active time point loss. However, prior studies [24, 27, 28, 29] uncover a different access pattern in second-level buffer caches. The study [30] analyzes a trace from Auspex sever, which shows that 74% references' reuse distance is less than 16 in single-level buffer cache while 99% of the references in second-level buffer caches have a larger reuse distance than 512. Therefore, the active time point loss becomes critical for the efficiency of sequential prefetching in second-level buffer cache.
As a result, the second-level buffer caches are more sensitive to the changes of prefetching depth. Underlying a typical cache management scheme where the role of temporal locality is retained, the pages will be inserted into the MRU end and evicted from the LRU end. In second-level buffer cache, the cache area near to the LRU end (named as marginal cache area) becomes warmer than that in single-level buffer cache. This is because the pages with large reuse distance tend to start their active time points at the marginal cache area. Therefore, if this marginal cache area is used to make space for the sequential prefetching request, all the accesses to both the evicted pages and other pages whose active time point starts at this area will become cache misses. And, the later is achieving higher proportion. Further, the aggressive sequential prefetching and the scarce cache resource that typically constitutes 0.1% to 0.3% of the available disk space [31] , make this trend more severe. Based on these observations, we believe that keeping track of the accesses to the marginal area is an efficient approach to evaluate the active time point loss. 
To illustrate how the sequential prefetching induces the pages' active time point loss in second-level buffer cache, we given an example in table 1. In this access sequence, we assume A, B and C are random blocks and X 1 , X 2 and X 3 are sequential blocks. The reuse distance of the blocks is 4 in our access sequence. We also assume the buffer cache has room for 5 blocks and these blocks are managed by LRU-based replacement algorithm. These large reuse distance and cache space assumptions are based on the access characteristics of second-level buffer cache. In this simple illustration, we use the number of I/Os to represent the cost of storage system's access. In this table, the 4 th access activates a prefetching request. The difference in prefetching depth between traditional prefetching and ASEP leads to two misses streams that turn into real disk I/Os. More specifically, the traditional prefetching fetches all the three sequential blocks, which not only makes the block A be evicted from cache but also reduces the lifetime of blocks B and C. This reduction leads B and C to lose their active time points in the following access sequence, even though it saves two I/Os to X 2 and X 3 from the 8 th access. As a result, the traditional prefetching achieves three cache misses from random blocks' active time point loss but only two cache hit on prefetched pages. The total number of I/Os is 7. For ASEP, the prefetching depth is optimized to fetch only two sequential blocks. Therefore, the lifetimes of A, B and C still are larger than their reuse distance, which conserves these three pages' active time points. Although ASEP only achieves one cache hit from prefetched pages, it avoids the active time point loss of A, B and C. The total number of I/Os is 5.
Therefore, an effective sequential prefetching approach adapting to the second-level buffer cache should consider the pages' active time point loss. To achieve this goal, we can keep track of the accesses to a given size marginal cache area and compute how many referenced pages will reach their active time point in this area. Therefore, if this marginal cache area is used to make space for other modules, such as sequential prefetching, all the accesses become misses. Based on these analyses, if the number of access to the prefetched pages is less than the number of misses from the referenced pages' active time point loss, which means the prefetching is too aggressive, the prefetching depth should be decreased; otherwise, the prefetching depth should be increased.
To solve the problems in second-level buffer cache, some existing cache management schemes focus on modifying their page reclamation algorithms. For example, MQ [24, 30] and 2Q [34] improve the replacement algorithm by assigning priority to frequently accessed pages to adapt to the weakened temporal locality. There are also some studies focusing on making multi-level caches exclusive, such as X-RAY [32] , Karma [29] , eviction-based placement [30] , demotion based placement [28] and ULC [33] . With the increase of first-level buffer cache sizes, the temporal locality in second-level buffer cache is even further weakened, which leads the low utilization of second-level buffer cache.
With the continuous increase of the prefetched pages' proportion, other existing cache management studies [2, 5, 10, 20] focus on the cache space partition between the sequential data and random data. Some cache management schemes [10, 19, 20, 21 22 ] adopt fixed cache space partition approaches, while other schemes [2, 5] dynamically adjust the cache space partition to optimize the overall cache hit ratio. All these cache management schemes mainly perform passive caching of prefetched data, where effective prefetching is largely a missing component in storage systems.
Although the above cache replacement algorithms and cache partition schemes may efficiently manage the prefetched pages, their ability to avoid the page's active time point loss is very limited. The cache management schemes work on the prefetched pages from the sequential prefetching schemes. Once the prefetching depth is determined without considering the active time point loss, the cache management schemes have very limited ability to recatch the opportunity lost in sequential prefetching.
B. The Sequential Prefetching Schemes
The throughput of accesses to consecutively placed disk blocks can be order of magnitude higher than that of accesses to randomly placed blocks, and hence the sequential prefetching schemes are widely used in storage system to improve the disk performance. The sequential prefetching schemes can also adapt to the narrow interface between the storage device and the file system through a black-box method.
Most of these approaches are designed based on the single-level buffer caches, where the pages' reuse distance is typically far less than their lifetime. Therefore, the sequential prefetching schemes focus on improving their own prefetching accuracy or exploiting the sequentiality, while the access pattern of second-level buffer cache is ignored. For example, STEP [3] uses a cost-benefit model to maximize the earning from sequentiality of disks. AMP [6] adaptively adjusts its prefetching algorithm according to the cache space. There are also other prefetching algorithms [4, 5, 10, 13] heuristically increasing the prefetching depth to exploit the sequentiality. However, the inherent access pattern in second-level buffer cache, unlike the single-level buffer cache, is ignored in these works. Without considering the active time point loss, the performance improvement of sequential prefetching for second-level buffer cache will be very limited.
Another factor motivating our work is the more and more aggressive sequential prefetching and higher execution concurrency. The emerging application needs [1] and the disk I/O energy efficiency [35] make the sequential prefetching more aggressive. Moreover, a modern storage system commonly supports large amount of concurrent sequential accesses [2, 4, 6] . Therefore, the prefetched pages occupy larger cache space than before, which leads the referenced pages to be more sensitive to the changes of prefetching depth.
Most of the optimal offline schemes [15, 16, 17, 18 ] integrate prefetching and caching to improve the cache utilization. They perform the prefetching and caching based on the future knowledge that is difficult to be achieved in practice. These approaches don't belong to sequential prefetching, and hence focus on optimize the cache utilization without considering the prefetching depth or sequentiality.
The above researches show that the technology trends of sequential prefetching induce that the prefetched pages occupy higher proportion of cache space. This leads to large amount of pages in second-level buffer cache losing their active time point. However, this adverse impact is totally ignored by the traditional prefetching schemes, although their performance under second-level buffer cache may be severely deteriorated. Without accurate evaluation on the active time point loss, the prefetched data may pollute the buffer cache and the prefetching schemes are difficult to achieve their performance benefit. To solve this problem, we need a new sequential prefetching scheme that can accurately reflect the active time point loss and effectively alleviate this overhead. Based on these observations, we propose the Adaptive Sequential Prefetching scheme (ASEP), which optimizes the depth of sequential prefetching requests by exploiting the characteristics of second-level buffer cache. Our algorithm can satisfy the storage systems with secondlevel buffer cache and significantly alleviate the active time point loss induced by prefetching.
III. THE ASEP SCHEME
The aforementioned shortcomings of existing sequential prefetching and caching technologies show that an efficient sequential prefetching scheme should integrate the access characteristics of second-level buffer cache into its prefetching decision. Therefore, we propose an adaptive sequential prefetching (ASEP) to balance the active time point loss of referenced page and the accesses to prefetched pages by optimize the sequential prefetching depth.
The main idea behind ASEP algorithm is to keep track of the accesses to a given marginal cache area, based on which we can evaluate how many referenced pages lose their active time points if an expected length prefetching request is performed. On the other hand, we also propose a model to infer the prefetched pages' hit probability, at which the expected prefetched pages are actually accessed. Finally, we adjust the prefetching request's depth to guarantee the balance between the accesses to prefetched pages and the misses derived from the active time point loss.
However, there are two challenges in implementing our sequential prefetching algorithm: how to evaluate the misses induced by the referenced pages' active time point loss and how to infer the probability, at which the expected prefetched pages are actually accessed. We will describe the approaches addressing these challenges as follows. According to the aforementioned access characteristics of second-level buffer cache, keeping track of the marginal cache area can be an effective approach in inferring prefetching request's influence to referenced pages. If a given size prefetching request (M) is generated, cache management module has to make the same size of space to store them. This operation not only replaces M pages from buffer cache, but also prematurely reduces the referenced pages' lifetime, which will make some pages lose their active time points. For example, a given page has L-1 access distance and is stored in a buffer cache with space L. Then, this page will be re-accessed in the future if no prefetching interleaves the access sequence. However, the prefetched pages (not yet accessed) can disturb this accesses sequence. A sequential prefetching request, if its depth is larger than 2, will make this page lose its re-accessed opportunity. Therefore, the misses induced by aggressive sequential prefetching derive from two parts: the accesses to the evicted pages and the active time point loss of other pages. Typically, the value of the former is far less than that of the latter in second-level buffer cache.
A. Evaluate the Active Time Point Loss
To evaluate the misses induced by the referenced pages' active time point loss, ASEP first identifies how many pages will be influenced on their lifetime by the sequential prefetching requests, and then infers how many of these pages suffer from their active time point loss. Specifically, if a prefetching request with M pages is generated, the number of pages whose lifetime will be reduced can be computed as follows.
The L represents the size of buffer cache and the HR means the hit ratio of the main cache area, just like the description in Figure 1 . This is because the lifetime of the pages that are re-accessed in the main cache area will be reset by moving it into the MRU end, and hence their lifetime isn't influenced by the prefetching request. Moreover, the M is far less than the L, thus the above formula can be simplified as :
Although Num pages' lifetimes are influenced, there are only a part of them losing their active time points. For example in figure 2, during an interval time, if P pages are pushed into the cache area (size M) and Q pages of them are hit, the probability, at which a page starts its active time point in this area, can be presented as Q/P. Accordingly, the number of misses derived from pages' active time points loss can be represented as:
Misses= Num*(Q/P)=L*(1-HR)*(Q/P) Typically, the Q is far less than P due to the M being far less than L, and hence ASEP needs long time before updating the value of Misses. To address this problem, we keep track a larger marginal cache area to update the Q, which is set to the 2% of the available cache capability in this paper. For a given marginal cache area (including N pages in figure 1), if P N pages are pushed in and Q N pages are hit, the Q/P can be similar to [Q N /(N/M)]/P N . Finally, the number of misses can be presented as:
B. Inferring the Prefetching Accuracy
There is a universal access pattern in sequential stream that the larger current sequential stream has been accessed, the longer remind sequential stream is likely to continue (defining this as Growing Sequential stream Access, GSA). This access pattern can be used to infer the accuracy of the prefetching request, which is illustrated in STEP [3] . In this paper, we adopt an on-line model instead of the offline statistic model in STEP.
Inspired by the Probability Graph (PG) [7] , we construct the GSA-CG(GSA Correlation Graph) to exploit the correlations between the length of history access and the length of prefetched pages in the same sequential stream. Each node in this graph is assigned with a given length that is recorded in Len field whose property (the history access length or the prefetched pages length) is determined by its position in a concrete correlation. If the node is a predecessor node, its Len field represents the history access length. If the node is a successor node, its Len field represents the prefetched pages' length. Moreover, the weighted edges represent the strength of a correlation.
TABLE 2
The GSA based correlations exploited from a prefetch stream with X pages Conditions GSA Correlations
The GSA-CG can be constructed transparently without modification to prefetching or cache management module. Suppose we start with an identified sequential stream whose X-1 pages are actually accessed. If a new prefetched page in this stream is accessed, a set of correlations {1->X-1, 2->X-2…X-1->1} is supported. Accordingly, the strength of these correlations is enforced by increasing the weight of their edges. Moreover, a new node whose Len field is equal to X is created in GSA-CG if this node doesn't exist. If this node has existed, its Count field is increased by 1. For a node(Len:X, Count: N), the Count field indicates the total number of accessed sequential streams that are consisted of at least X pages. Therefore, a sequential stream with X pages can support X.(X-1)/2 correlations, which is described in table 2. More specifically, we provide an example in figure 3 to describe the processes of constructing and updating the GSA-CG. The original graph in Figure 3(a) is consisted of 9 sequential streams including 4 streams with 1 page (just for simplification), 2 streams with 2 pages and 3 streams with 3 pages. Then, a new sequential stream is identified. With each actual access on this stream, the weight of corresponsive edges and the count of Count field are increased. When the 4 th page and the latest pages are accessed, the new node is created. Figure 3(b) shows how the new sequential stream with 5 pages is updated into the GSA-CG.
In practice, we don't have to update the graph whenever a prefetched page is accessed, which induces heavy overhead. The algorithm can wait until a whole sequential stream is completed. Then, the length information can be obtained to start the actual update by using the CPU idle time. Thus, the computation complexity to update a sequential stream is limited in O(X 2 ) with very little adversary impact on performance, where X is the number of pages in this sequential stream. Moreover, the space scale of the GSA-CG is also small, which only includes I nodes that are equal to the length of the longest sequential stream in a given workload.
After the GSA-CG is initiated, the correlation stored in this graph can be used to infer the access probability of the given size prefetched pages. A correlation is consisted of three elements including the predecessor node, the successor node, and the weighted edge. The former two nodes are represented by node(Len:X, Count:R) and node(LEN:Y, Count:S), and the edge is weighted by T that is equal to the number of times of Y prefetched pages being actually accessed given that X pages in this sequential stream have been accessed. Therefore, the correlation can be represented as X->Y. And, the accuracy of the Y prefetched pages can be computed as follows:
A
(X->Y)= T/R (5)
C. Architecture Overview 
ASEP consists of four key components: sequential stream detector (SSD), evaluating the pages' active time point loss (ATP), GSA-CG and sequential prefetching executor (SPE). Sequential stream detector (SSD)
refers to the access history to identify a sequential stream and initiates a prefetching operation. When a new request is arrival, SSD searches the recently accessed data (in a table that has similar features to TAP [4] ). If there is predecessor block founded, then a sequential stream is detected. After a new sequential access is detected or a current sequential stream is extended, SSD triggers SPE. Before generating a prefetching request and passing it to disk, SPE employs ATP and the GSA-CG to balance the accesses to prefetched pages and the misses from the pages' active time point loss. The architecture overview is described in Fig. 4 .
D. The Prefetching Algorithm
In this section, we describe the algorithm of ASEP, which consists of several processes: First, ASEP detects and records the sequential stream based on a table. Specifically, the detection module is activated by a cache miss. The address of a request missed in the cache is searched in a table. If it isn't found in the table, we assume that the address of this request is the start of a sequential stream. And, the address of the next expected request is recorded in the table for future detection. In contrast, if the request is found in the table, a new sequential stream is detected and the information about the stream is recorded.
Second, ASEP computes the misses derived from the pages' active time point loss underlying aggressive sequential prefetching. We partition the LRU queue into two sections, which is described in figure 1 . The top part is called main cache area for admitting newly fetched blocks, and the bottom part is called marginal cache area. ASEP keeps track of the accesses to the marginal cache area to compute the extra misses (Misses) induced by a given size prefetching request (M), just like description in section A.
Third, ASEP also establishes and updates a GSA-CG model used to predict the accuracy (A) of an expected prefetch request (M), just like description in section B.
Fourth, ASEP generates a prefetching request (size M) if M is the maximum value and A*M > Misses. This prefetching request size (M) can maximize the sequentiality of disks without cache thrashing.
ASEP can adapt to the second-level buffer cache. However, it may become too aggressive under overprovisioned buffer cache or single-level buffer cache, where the overhead from active time point loss will not dominate the performance. Underlying such scenarios, it may waste the disk's I/O bandwidth. Therefore, we also integrate a cost-benefit model into the ASEP to optimize the prefetching request's size. This model is similar to STEP [3] , where its cost derives from the time of transferring the prefetched blocks and its benefit is the saved time in serving a next user request to these blocks including the time of disk seek and the time of transferring data. To maximize the earning (Earning = benefit-cost), STEP computes the optimum value of sequential prefetching size M ' . Here, M ' is complementary to our algorithm (so as to work under as many storage configurations as possible). The final prefetching depth of ASEP is determined by the value of min(M, M ' ).
E. The ASEP Structure and Procedures
Our algorithm focuses on three key modules: ATP (evaluating the pages' active time point loss), GSA-CG and SPE (sequential prefetching executor). ATP is a monitor module responsible for evaluating the pages' active time point loss by keeping track of the accesses in second-level buffer cache. GSA-CG exploits the characteristics of sequential accesses to infer the accuracy of a given size prefetching request. The responsibility of SPE is to optimize the prefetching requests depth. We describe the key components as follows:
ATP (evaluating the pages' active time points loss):
In our experiments, we have set the size of the marginal area to be 2% of the cache space, which is effective in our algorithm. Fewer fractions will require longer time to warm up the algorithm and benefit little to the analysis model's accuracy. 
F. Implement Details
We can implement ASEP with varied cache management algorithms. All the algorithms tend to maintain the recently accessed pages for longer time. Therefore, the assumption about the pages' active time point loss is valid. In this paper, we implement the prefetching algorithm combined with the LRU and the SARC [5] , respectively. The LRU is popular and widely used in operation systems, such as Linux, while SARC is a recently proposed and representative cache partition algorithm that focuses on optimizing the cache space allocation between sequential data and random data.
In our experiments, we compare the proposed ASEP algorithm with the existing schemes SEQP and STEP [3] . SEQP is similar to the Linux's default sequential prefetching algorithm in the kernel [13] . STEP is an efficient sequential prefetching algorithm, where the depth of prefetching is determined based on the costbenefit model described in section D. To evaluate the efficiency of our algorithm in exploiting the pages' active time point loss, we assign a pre-define prefetching upper bound (512KB) to our algorithm, instead of the costbenefit model, which is named as the Active time Point loss only based Prefetching scheme (APP).
SARC includes a fixed asynchronous prefetching algorithm, which is based on a cache partition algorithm that makes space for both the random data and sequential data by equaling their lists' marginal utility. To be fair, we compare the sequential prefetching algorithms between SARC and ASEP based on the same cache partition policy (used in SARC). Under default configuration, we employ the LRU based cache management scheme, where the prefetched pages and referenced pages are managed together.
IV. PERFORMANCE EVALUATION
We implemented the ASEP based on our implemented RAID driver, which is embedded into the Linux kernel (Fedora Core 4 Linux, kernel version 2.6.11). And, the file system in the kernel is EXT3. The RAID driver, based on the Linux software RAID (MD), has its own cache memory 512MB, just similar to LORE [2] . We name it as Linux software RAID with cache memory (LSR-CM), which interface is the same as MD. Then, we implement the prototype of cache replacement algorithms LRU and SARC [5] over LSR-CM.
A. Experimental Setup and Methodology
The experiments used to evaluate the performance, is conducted on a server-class hardware platform with an Intel Xeon 3.0 GHz processor and 1 GB memory. We use 3 Seagate ST3250310AS SATA disks to construct the storage platform. The capability of the disk is 250GB, the rotational speed is 7200 rpm, and the average seeking time is 8.5ms. However, there is small portion of disk capability being used in experiments due to the limitation of workloads and traces replaying tool. We configure the disks as RAID-5 and set the striping size 256KB in the experiments.
We evaluate the performance of ASEP through the trace-driven experiments. To replay the traces on parallel disks' system, we use the replaying tool based on RAIDmeter [12] . The tool can open the storage devices and read the I/O operations from traces to create desired requests. These requests are passed to the block devices in terms of the timestamp of each I/O events in the traces.
B. Workloads
In our experiments, we use the traces from the Storage Performance Council [14] , where the two types of workloads including OLTP and Web are used. For each type of workload, we randomly select the trace files, which are labeled as Fin [1] [2] [3] and Web [1] [2] . The OLTP traces are characterized by the sequential access pattern obtained from OLTP applications running at a large financial institution. Otherwise, the Web traces are collected from the Web Searching workload, which is more random although it may exhibit some spatial locality in the accesses.
To evaluate the impact of schemes on throughput, we use synthetic workload which can generate sufficient I/O requests per second. However, our synthetic workload also simulates practical scenarios based on the traces from real-life workload. Specifically, we decompose a trace into multiple sub-traces and set their start time as the same time, like as show in [11] . We denote the scaleup traces as Finx-n or Webx-n, where -n represents the number of sub-traces replayed simultaneously. Therefore, the traces can reserve the characteristics of workloads.
In our experiments, we adopt OLTP and Web as the traces. The reason is that the former is representative in sequential accesses dominated applications and the later can effectively represent the random accesses dominated applications. There are also other access patterns for block-level accesses in practical applications, such as the loop accesses, reverse accesses and stride accesses et al.. However, the schemes for exploiting these access patterns are beyond the scope of our work. We conduct our experiments under different types of workloads, some of which are dominated by sequential streams and others are dominated by random accesses. The results of experiments can illustrate the ASEP optimizing the degree of prefetching. Figure 5 shows the response time of ASEP, SEQP, STEP and APP. ASEP can efficiently improve the performance of storage system under FIN workloads, where it outperforms the Linux default prefetching algorithm by up to 49.7%. The improvements of average response time range from 8.8% to 13.7% compared with STEP. Even for APP, its improvement is up to 11% compared with STEP, although they focus on different aspects. We believe this is because the cost-benefit model in STEP cannot accurately reflect the performance of RAID, where the sequentiality may be broken down. This illustrates that, under scarce cache space, the pages' active time point loss in second-level buffer cache dominates the efficiency of sequential prefetching. This is also demonstrated by the tiny performance difference between ASEP and APP, where ASEP only outperforms APP from 1.7% to 4.9%. For WEB workloads, the performance of varied prefetching algorithms is similar to each other due to few sequential streams. Figure 6 discusses the throughput of storage system with all prefetching schemes, where we use the Fin1-8 as the workload. ASEP performs best compared with other schemes. When the available cache space is far less than the workset of the trace, it outperforms the STEP and SEQP512 by up to 65.8% and 93.7%, respectively. The reason is that small cache space deteriorates the pages' active time point loss, which is also demonstrated by APP scheme that outperforms STEP by up to 63.3%. In contrast, the throughput of APP is less than STEP when the cache is over-provisioned, where the available cache space is enough to conserve most of the pages until their active time points arrive. However, the throughput of ASEP is still better than STEP, although its improvement only ranges from 4.2% to 8.5%. In summation, ASEP can efficiently exploit the throughput of disks by maximizing the available sequentiality and avoiding the pages' active time point loss. And, performance trend is that pages' active time point loss dominates the performance degradation with the available cache space decreasing.
C. The Performance of Prefetching Scheme
In Figure 7 , we discuss the prefetching algorithms' impact on the response time of storage system under varying cache size. ASEP performs best under all the cache space configurations, which is described in Figure  7 (a). It significantly improves the average response time compared with STEP when the available cache space is less than 300MB. In contrast, the performance improvement becomes very limited with the cache size increasing. Specifically, this improvement is 6.7% when the cache space is 600MB, while it is up to 44.7% when cache space arrives to 300MB. This trend is more obvious for APP, where its performance is worse than STEP during the start period of the curve (by up to -31.8% under 600MB cache space). This is because APP will generate too aggressive prefetching requests that reduce the prediction accuracy and significantly waste the disk's bandwidth, if most pages are conserved in buffer cache without premature eviction. In contrast, the average response time is similar to each other for all prefetching schemes with Web1-2 workload, which is described in Figure 7(b) . We use the traces of Fin to evaluate whether our algorithm can correctly identify the pages' active time point loss and hence optimize the prefetching request depth. Figure 8 shows the overall rate of the cache hit ratio in response to the average prefetching request depth under varying cache space. With the cache space decreasing, the overall cache hit ratio will be reduced. Accordingly, the marginal cache area will become more valuable, and hence ASEP generates more conservative prefetching requests. Therefore, if an algorithm is effective, its curve for overall rate should be steadier than others. The results in figure 8 demonstrate that the algorithm in ASEP can effectively evaluate the pages' active time point loss. For example, the value of ASEP is about 2 times of STEP when the cache size is 200MB, which makes ASEP more adaptive to second-level buffer cache. Similarly, APP also has steadier rate than others, except for the ASEP, when the cache space is small.
Figure9 discusses the rate of the system's throughput over the average response time under increasing load. ASEP consistently performs best under both heavy and light load. Under the heavy load, the average response time of STEP will become large more quickly. Specifically, APP will generate too aggressive prefetching requests under light load, because the cache space is sufficient for the workset. Unfortunately, these requests will waste the I/O bandwidth and negatively influence the average response time. For example, the rate of ASEP is larger than that of APP by up to 18.2% with Fin3-1. In contrast, if the load is heavy, APP is similar as ASEP. However, STEP has the totally adverse trend in its rate curve with APP. For Fin3-6, ASEP has larger rate than STEP by 89.1%, while this difference is -3.4% under Fin3-2. This is because that prefetched pages consume more cache space due to the higher execution concurrency, while STEP still focus on the sequentiality exploitation without considering this fact. Therefore, it may pollute the buffer cache when the prefetching cost is dominated by the pages' active time point loss. The access probability (%)
The increasing cache space(MB)
Computing value ASEP STEP APP Fig. 10 the average access probability of prefetched pages in a prfetching request under Fin3 Figure 10 illustrates the different prefetching schemes' average access probability, at which the prefetched pages in a prefetching request are actually accessed. In ASEP and APP, their access probability is mainly determined by the value of L*(1-HR)*(Q/P). To illustrate our work's effectiveness, we also present the computing value in figure 10 . The experiment's results show that the access probability in ASEP is higher than that in STEP by up to 40.6% when the available cache space is small. The lack of cache space reduces the access probability of STEP, where its prefetched pages will be evicted before accessed. ASEP and APP will outstanding reduce their prefetching depth with the cache space decreasing, which leads the prefetched pages to achieve higher access probability. However, with the cache space increasing, the cost-benefit model for disk access dominates the prefetching depth decision. Therefore, when the cache space is up to 600MB, ASEP and STEP achieve the similar access probabilities, which are larger than APP by up to 44.8%. Under over-provisioned buffer cache, most pages' active time points are contained in the cache, and hence even aggressive prefetching requests can't influence the cache utilization. Our experimental results also demonstrate that our algorithm can effectively infer the pages' active time point loss.
E. Cache Management Powered Prefetching Schemes
ASEP can also adapt to other cache management schemes, where it is along with cache management to improve the cache utilization by using less cache space. SARC [5] mainly contains two components, the sequential prefetching algorithm and cache partition algorithm. To compare to the prefetching algorithm of SARC, we implement the cache partition algorithm of SARC as the experiment's foundation configuration, based on which ASEP is identified as ASEP+SARC. The cache in SARC is divided into two adaptive lists: SEQ LIST and RANDOM LIST. It optimizes the partition of cache space by equalizing their marginal utility. To adapt to this cache partition, ASEP sets the marginal cache area as 2% of the RANDOM List. The experimental results in figure 11 , under increasing load and 500MB buffer cache, illustrate that ASEP can work well under different cache management schemes and consistently perform better than others. This is because cache management schemes powered by ASEP suffer from less overhead in storing and handling the prefetched pages, where ASEP can adapt its prefetching depth to the changes of cache utilization. Specifically, ASEP improves the overall hit ratio by up to 8.2% compared with SARC, while the cache space occupied by its prefetched pages is only 66% of that required by SARC. Although the LRU based cache management can't efficiently manage the second-level buffer cache compared with SARC, ASEP can still improve the performance of the storage system. LRU+ASEP achieves better hit ratio by up to 10.5% than that of LRU+SEQP, while its prefetched pages only occupy 55.6% of the cache space required by LRU+SEQP. Moreover, with the load increasing, the cache space occupied by ASEP's prefetched pages is decreased because ASEP reduce its prefetching depth.
V. RELATED WORK
Most sequential prefetching schemes are designed for single-level buffer cache. They focus on their own access probability and the sequentiality exploitation. For example, AMP [6] adjusts the prefetching depth to avoid the prematurely eviction of prefetched pages. If a prefetched page is evicted before accessed, AMP reduce the sequential request length. Otherwise, AMP heuristically increases the sequential request length. STEP [3] improves the hit probability of prefetched pages by identifying the confidence sequential streams, from which more prefetched pages are requested. Due to ignoring the active time point loss, these sequential prefetching algorithms cannot efficiently improve the performance of second-level buffer cache.
There are cache management schemes focusing on management the prefetched pages to satisfy the prefetching. The approaches of LRU-Bottom [19] [20] and LRU-Top [10] are two of the LRU variations. The former maintains a single LRU list for both sequential and random data, where the sequential data is inserted into the LRU end and the random data is inserted into MRU end. On the contrary, the latter inserts both the sequential and random data into the MRU end. Recently, DULO [9] is proposed to firstly evict sequential data, prior to random pages. AMP [6] also proposes a cache replacement policy based on LRU to make the scheme be aware of the difference between sequential and random data, where the sequential data is moved to the MRU end only on repeated access and not on the first access. SARC [5] can optimize the cache space between sequential and random data by equalizing their marginal utility, based on which it can maximize the overall cache hit ratio. The ASP [2] has similar feature as the SARC, whose main idea is to cull the useless prefetched pages earlier. The fixed cache partition schemes [21, 22] conserve the sequential data for a fixed time or assign a fixed portion of the available cache to them. An exclusive prefetching cache management [23] is proposed to management prefetched but unaccessed data, which uses the hint information from processes to direct the pages eviction.
VI. CONCLUSION
In second-level buffer cache, the pages have large reuse distance, which tends to lead the pages to be prematurely evicted. More severely, the aggressive sequential prefetching will further deteriorate this premature eviction. Therefore, an efficient sequential prefetching for second-level buffer cache should identify this negative influence to referenced pages and further alleviate it. Unfortunately, most of the existing sequential prefetching schemes are design for single-level buffer cache, which can't adapt to second-level buffer cache.
In this paper, we propose ASEP to optimize the sequential prefetching depth under second-level buffer cache. ASEP exploits the access pattern in second-level buffer cache and uncovers the pages' active time point loss induced by the sequential prefetching. The ASEP algorithm can balance between the accesses to prefetched pages and the misses of pages' active time point loss induced by prefetching to improve the second-level buffer cache utilization. We implement ASEP based on Linux software RAID. The results of performance evaluation show that ASEP can significantly improve the performance by up to 49.7% and, at the same time, it only uses 55.6% cache space of other prefetching algorithms.
VII. LIMITATION OF OUR WORK
Although the ASEP scheme exhibits obvious performance advantages for varying workloads under most back-end system configurations, there are some limitations worth pointed out. First, there is little improvement that can be achieved by ASEP under workloads dominated by random accesses. Second, although ASEP can adapt to varied cache management schemes, the performance improvement is still affected by them. Third, we have to warm up our GSA-CG model before it can be used to infer the accuracy of prefetched pages.
